




# Fiber communications have 2 incumbent PICs, however...




LIGHTWAVE



#### **Hybrid PICs increase performance...**



# New hybrid PICs



**Hybrid PICs can boost performance of PICs** 

Source: LWLG ● 4

#### Trend towards hybrid PICs...


- PIC incumbent platforms:
  - InP (Indium Phosphide) □ e.g. Hybrid PIC □ InP + Si ICs
  - SiPh (Silicon photonics) □ e.g. Hybrid PIC □ SiPh + InP Laser

#### New platforms for Hybrid PICs

- Polymers (modulators)
- Dielectrics (passives)
- Silica (passives)
- Glass (passives)
- Thin Film Lithium Niobate (TFLN) (modulators)
- Metal/plasmonic, (modulators)
- Barium titanate (BTO) (modulators)
- Germanium (detectors)
- Gallium Nitride (GaN) (LEDs)
- Many others...








Tough to design >1600Gbps+ TxRx modules...

Tough to design >70GHz bandwidth devices...

Some technologies have higher performance....

How to scale PIC integration?

#### Simple metrics




Tough to design >1600Gbps+ TxRx modules...

Tough to design >70GHz bandwidth devices...

Some technologies have higher performance....

How to scale PIC integration?

#### Red means major industry efforts needed for commercialization




We may have photonics technology □ but not at a cost for commercialization...




### 2020 PIC roadmap (datacom)





Years vs product vehicles vs technologies




#### Where we penetrate the 'Purple Brick Wall'?




Sources: LWLG, iNEMI, AIM Photonics, Photon Delta


LICHTWAVE









LICHTWAVE













LICHTWAVE




Sources: LWLG, INEMI, AIM Photonics, Photon Delta







LICHTWAVE






#### Observations and controversial








Sources: LWLG, iNEMI, AIM Photonics, Photon Delta





### **Draft PIC package roadmap**

LICHTWAVE




CoC = Chip-on-Carrier

A PIC Packaging roadmap...trends towards chip scale packaging/Testing-Assembly-Packaging (CSP-TAP)

## Draft PIC package roadmap

LICHTWAVE



As per the silicon electronics industry 
Chip scale packaging (CSP-TAP)

CoC = Chip-on-Carrier

A PIC Packaging roadmap...trends towards chip scale packaging/Testing-Assembly-Packaging (CSP-TAP)